Job Title: | Senior Analog Layout design engineer |
Contract Type: | Contract |
Location: | Cambridge, Cambridgeshire |
Industry: | |
Salary: | competitive market rate |
Start Date: | ASAP |
REF: | LZ-HW-009_1505204197 |
Contact Name: | Lin Zhang |
Contact Email: | lin.zhang@projectpeople.com |
Job Published: | over 6 years ago |
Job Description
Our client is a leading global information and communications technology (ICT) solutions provider. Through their dedication to customer-centric innovation and strong partnerships, they have established end-to-end advantages in telecom networks, devices and cloud computing. Their products and solutions have been deployed in over 140 countries, serving more than one third of the world's population.
Job purpose
Become a member of a world-class analog design team in providing high performance analog and mixed mode circuits for leading data communications and networking products. Designers have opportunities to design high performance analog circuits. Team members participate in circuit architecture, circuit implementation, design review, layout, and silicon validation
Job responsibility
- Responsible for layout design of a complex high-speed, low-noise mixed-signal IP in 16nm CMOS process
- Hands-on block-level layout design and verification work, top-level IP floor-planning and integration, IC sign-off and tape-out
- Work closely with analogue design team on IP floor-planning, trial layout design and parasitic extraction of critical structures. Propose circuit design changes
- Co-ordinate layout design activities across multiple sites. Delegate block-level layout work when feasible
- Collaborate with CAD, process technology, package design and digital back-end teams
- Document own work and participate in design reviews
- Provide guidance to junior team members
Skills and competencies
- Experience in design of high-speed or RF layout in advancedCMOS processes.
- 16nm FinFET experience an advantage.
- High-speed ADC layout design experience an advantage.
- Good understanding of high-speed and low-noise layout design techniques and requirements.
- Experience in top-level integration and tape-outs.
- Knowledge of semiconductor device physics and process technology.
- Communicating effectively with circuit and layout designers.
- Ability to work effectively and efficiently in a team environment
Personal attributes:
- Fast learning
- Good implement
- Team player
Level:
- Report to the R&D Manager UK
- Previous working experience in relate roles are preferred
If you are interested in applying, please call Lin, 0118 928 5550 or send your latest CV to lin.zhang@projectpeople.com
Project People is acting as an Employment Business in relation to this vacancy.
SIMILAR ROLES
-
Network Engineer
Location: Basingstoke
Salary: Negotiable
-
Network Engineer
Location: Basingstoke
Salary: Negotiable
-
Senior Lead Change and Transition Manager
Location: London
Salary: Negotiable
-
Senior Manager / Lead - Change & Transition Tower
Location: London
Salary: Negotiable
-
Senior Manager / Tower Lead - HRSS & HRIS
Location: London
Salary: Negotiable
-
Senior HR Change Project Manager (Global Shared Services)
Location: London
Salary: Negotiable