Job Title: | SOC (System on a Chip) Design Engineer |
Contract Type: | Permanent |
Location: | Bristol, England |
Industry: | |
Salary: | competitive market rate |
Start Date: | ASAP |
REF: | LZ-HW-2018-03-03_1530549998 |
Contact Name: | Lin Zhang |
Contact Email: | lin.zhang@projectpeople.com |
Job Published: | almost 6 years ago |
Job Description
SOC (System on a Chip) Design Engineer
Our client is a leading global information and communications technology (ICT) solutions provider. Through their dedication to customer-centric innovation and strong partnerships, they have established end-to-end advantages in telecom networks, devices and cloud computing. Their products and solutions have been deployed in over 140 countries, serving more than one third of the world's population.
Responsibilities:
- Implementation of robust security IPs for integration on a variety of Consumer devices
- Integration or design of Third party security IPs on a variety of Consumer devices
- Hardware test verification for different CAS/DRM use cases.
Requirements:
Mandatory
- 4+ years' experience in security ASIC block design
- Experience in ASIC RTL level coding/verification (Verilog/System Verilog/UVM)
- Experience of System C modelling
- Experience with Test bench, Simulation, Formal Verification etc.
- Experience with Synthesis and Timing Analysis
- Experience with using scripting languages (makefiles/perl/python)
- Knowledge of Cadence and Synopsys EDA tools
- Excellent verbal and written communication skills.
Advantageous
- Knowledge of security blocks e.g. Security Processor, Cipher, Key ladder, RSA, Hash, Descrambler, TRNG, ARM Trustzone etc.
- Exposure to latest or emerging global CA subsystem requirements.
- Exposure to Protection of Assets e.g. Device Secrets, Content; General Attack vectors e.g. Extraction, Modification and Rollback of assets, Side Channel Attacks, DPA attacks, Device re-purposing and cloning, Fault Injection etc.
- Exposure to External lab certification procedures.
- Knowledge of RISC based CPU architecture and design, especially RISC-V
- Knowledge of spoken and/or written Mandarin.
Qualifications:
- Electronics related bachelor degree or above
If you are interested in applying, please call Lin, 0118 928 5550 or send your latest CV to lin.zhang@projectpeople.com
Project People is acting as an Employment Agency in relation to this vacancy.
SIMILAR ROLES
-
Oracle KVM Design Architect
Location: England
Salary: Negotiable
-
1st Line Support Engineer
Location: London
Salary: Negotiable
-
HEAD OF INFORMATION SECURITY OPERATIONS- CONTRACT
Location: Reading
Salary: Negotiable
-
HEAD OF INFORMATION SECURITY OPERATIONS- CONTRACT
Location: Reading
Salary: Negotiable
-
Messaging Engineer
Location: Stevenage
Salary: Negotiable
-
3RD LINE WAN ENGINEER- CONTRACT (LONG TERM)- SOLIHULL
Location: Solihull
Salary: Negotiable